

For Telecom Australia
Use Only

Research Laboratories Report 7253

Instrumentation
Associated with
Measurements on an
Experimental
Synchronous Digital
Data Network

By R. Coxhill



Telecom Australia



Telecom Australia

Research Laboratories

770 Blackburn Road, Clayton, Victoria, Australia 3168

REPORT 7253

INSTRUMENTATION ASSOCIATED WITH MEASUREMENTS ON AN EXPERIMENTAL SYNCHRONOUS DIGITAL DATA NETWORK

BY R.B. COXHILL

© Australian Telecommunications Commission 1980

The material contained herein is reserved for use for Telecom Australia's purposes only. It shall not be reproduced or used for other purposes without appropriate authorisation by the Director, Research.

Approved by : A.J. Gibbs
for Director, Research.

Approval date : 26 Feb. 1980

File : Y12/3/9

Case : 12026

DISTRIBUTION : TELECOM AUSTRALIA ONLY

FURTHER COPIES : ENQUIRE TELEPHONE NO. 03 5416457

AUSTRALIAN TELECOMMUNICATIONS COMMISSION.

Research Laboratories.

Instrumentation associated with measurements on
an experimental synchronous digital data
network , by R.B.Coxhill. Melbourne, 1980.

(Its Report No. 7253

- I. Coxhill, R.B.
- 1.DATA TRANSMISSION
- 2.INSTRUMENTATION
- 3.FREQUENCY DIVISION MULTIPLEXING
- 4.DATA MODEMS

SUMMARY

Telecom Australia plans to introduce in 1980 a new data communications network known as a Digital Data Network (DDN). In the early stages of the planned DDN, long haul transmission using data modems operating over a standard FDM group band circuit will be used.

Little is known of the characteristics of data transmission over group band circuits, and as a consequence, how these will affect operation of the proposed DDN. To investigate some of these aspects, the Research Laboratories of Telecom Australia has established a model synchronous data network. Instrumentation has been devised to automatically measure and record the key data transmission parameters associated with the model network.

This report gives a brief overview of the model network, and briefly describes the measurements performed on the network. Detailed circuits diagrams of the instrumentation used for controlling, measuring, and recording the measurements are included in the report, but descriptions of circuit operation are not given. Results of measurements are not included in this report.

CONTENTS

	Page
1. INTRODUCTION	1
2. MODEL NETWORK CONFIGURATION	1
3. MEASUREMENT SETUP	2
4. MEASUREMENT PERFORMED	2
4.1 Bit Errors	2
4.2 Error Seconds	2
4.3 Breaks	2
4.4 Slips	2
5. FINAL REMARKS	2
6. ACKNOWLEDGEMENT	3
7. REFERENCES	3

Fig. 1 Actual Network Configuration

Fig. 2 Equivalent Network Configuration

Fig. 3 Functional Block Diagram

Circuit Diagrams

1. Line Break Interval Counter
2. Pseudo Random Generators
3. Multiplex & Control (1)
4. Multiplex & Control (2)
5. Phase Comparator, Buffer & Error Detector
6. Address Generator
7. Multiplex 2/3
8. Digital Clock
9. Punch Sequence Generator
10. Error Distribution Counter
11. Event Pulse Generator

RESEARCH LABORATORIES - REPORT 7253INSTRUMENTATION ASSOCIATED WITH MEASUREMENTS ON AN
EXPERIMENTAL SYNCHRONOUS DIGITAL DATA NETWORK1. INTRODUCTION

Telecom Australia plans to introduce in 1980 a new data communications network known as a Digital Data Network (DDN). The network will initially be designed to support leased line data services. Long haul data transmission between network centres will be over the existing FDM network, at rates of 64 kbit/s, 72 kbit/s or multiples thereof. The 64 kbit/s data stream will be the basic building block of the DDN. For long haul transmission at 64 kbit/s, data modems operating over a standard group circuit will be used.

Little is known of the characteristics of data transmission over group band circuits, and as a consequence, how these will affect operation of the proposed DDN. To investigate some of these aspects, the Research Department has established a model synchronous data network. Instrumentation has been devised to automatically measure and record the key parameters associated with the model network.

This report gives a brief overview of the model network and the instrumentation used for controlling, measuring and recording all the aperiodical parameters (errors, breaks, slips). Detailed circuit diagrams are included in the report, but no description is given of circuit operation. A block diagram of the measurement setup is given, and this can be related to the circuit diagrams if necessary.

The periodical parameters of the model network (clock phase characteristics), are measured, analysed and recorded via microprocessor controlled instrumentation. Descriptions of the hardware and software associated with the microprocessor are the subject of a separate Research Laboratories Report (Ref. 1).

This report does not contain results of any measurements described in this report. However, some results of measurements are analysed in Ref. 2.

2. MODEL NETWORK CONFIGURATION

The model network has been configured as a three node master-slave network. Long haul group band circuits have been provided to various capital cities and are looped back at the distant location to enable testing of all circuits at one central location. Only one way transmission has been provided between nodes. Network configuration is shown in Figs. 1 and 2. Where possible, each interstate link consisted of a single transmission medium (either radio or co-axial cable) to enable better characterization of the network.

The model network was initially designed to operate at 48 kbit/s using N.E.C. data modems and associated V.S.B. equipment. The majority of testing was performed at this speed. Subsequently the hardware was modified to allow operation at 72 kbit/s, using data modems compatible with CCITT Recommendation V.36.

3. MEASUREMENT SETUP

A master clock at node 1 provides the source of timing for the model network. A slave clock (hereafter called nodal clock) at each of nodes 2 and 3 is synchronised to the master clock via timing derived from the receive modem at those nodes. At node 3 timing is derived from the modem receiver incoming from node 1. Should the incoming signal to a node fail, the nodal clocks will maintain accurate timing information.

At node 1, two pseudo random sequence generators driven by the master clock, provide test sequences that are each sent to nodes 2 and 3. At node 2, the synchronised nodal clock drives a third pseudo random sequence generator providing a test sequence that is sent to node 3. At node 3, incoming from node 2, a ± 4 bit elastic memory is included to allow for any phase differences between the paths from nodes 1 to 3, and from 1 to 3 via 2.

4. MEASUREMENTS PERFORMED

4.1 Bit Errors

The number of bit errors (maximum 998) for each 20 second period for each node was measured and recorded.

4.2 Error Seconds

The number of error-seconds occurring within the same 20 second period as above for each node was measured and recorded.

4.3 Breaks

The start time, finish time, and duration of any interruptions or "breaks" in the received signal for each node was measured and recorded. In the tests using 48 kbit/s modems, the scrambler and descrambler in the modems were bypassed to assist in detection of very short breaks. These were detected by monitoring the line signal received by the modem, and looking for periods of nine or more consecutive zeros. (As the transmitter uses a 511 bit pseudo random sequence, no more than 8 consecutive zeros should normally occur. In the tests using 72 kbit/s modems, the modem supplied, carrier fail detector was used for break detection.

In all tests a buffer was used to temporarily store up to 64 characters of break information, thus allowing recording of bursts of short breaks.

4.4 Slips

The time of occurrence of each elastic memory slip, together with under or overflow information, was measured and recorded.

All the above measurements were performed in real time. Results of measurements were punched onto paper tape together with periodic time of day information. The paper tapes were subsequently fed into the TACONET computer for detailed analysis.

5. FINAL REMARKS

Instrumentation devised to automatically measure and record the key parameters associated with a model DDN has been briefly described in this report. Over one year of virtually continuous recording has been achieved.

Some results of measurements have been analysed, and these are described in Ref. 2. At the time of writing this report, the measurement program has been suspended.

Experience gained in some areas of this project has assisted in the development of a fully automated, microprocessor controlled data test, which will be the subject of a future report.

6. ACKNOWLEDGEMENT

The author wishes to thank Mr J.A. Bylstra, who initiated the measurement program and designed most of the hardware and who also assisted the author in some design and development, Mr A.I. Domjan, for assistance and guidance during the measurement program, Mr P.J. Welby, who developed the computer analysis programs and provided guidance during the measurement program, Mr K.C. English who also developed computer analysis programs and Mr R. Webster, Mr J. Gillies, Mr G. Pridgeon, for their assistance in design and development of hardware.

7. REFERENCES

1. Webster, R., "Microprocessor Control of Clock Phase Measurements on an Experimental Synchronous Digital Data Network", Telecom Australia Research Laboratories, Report No. 7254, to be published.
2. Domjan, A.I., Duc, N.Q., Smith, B.M., "Loop Error Performance of some 48 kbit/s Groupband Data Circuits", Telecom Australia Research Laboratories, Transmission Systems Branch, Paper No. 9. November 1978.




FIG. 1. ACTUAL NETWORK CONFIGURATION








FIG. 2. EQUIVALENT NETWORK CONFIGURATION




Australian Telecommunications Commission — Telecom Australia						
		DRAFTING SECTION		AUSTRALIAN POST & TELECOMMISSION		
DRAWN	CHGD	AMENDMENT	REWD. APPRO.	DATE	ORDER NO.	SSR
G.J.S.	D.P.		W.Y.	—	15-2-77	1
G.J.S.	DR.		—	19-9-77	18710	
			J.S.	—	18742	2
INSTRUMENTATION FOR LABORATORY SEC						
DATA NETWORK MEASUREMENTS						
FUNCTIONAL BLOCK DIAGRAM						
CRSK-1334						
SHEET 1 OF 1						











AUSTRALIAN TELECOMMUNICATIONS COMMISSION

DRAFTING SECTION		RESEARCH		DIV.		ISSUE		AUSTRALIAN POST OFFICE	
DRAWN	CHKD.	AMENDMENT	EXAMD.	APPD.	DATE	ORDER	NO.		
J.M.F	P.H.		RAC	-	27-11-79	18742	4	INSTRUMENTATION FOR 48 kBIT/s DATA NETWORK MEASUREMENTS	
								MULTIPLEX AND CONTROL (1) CIRCUIT DIAGRAM	
								CRSK - 1337	
								SHEET 1 OF 3	


CRSK-1339	
Ab25	ERROR COUNT (1,2) 1
Ab24	" "
Ab23	" "
Ab22	" "
Ab21	" "
Ab20	" "
Ab19	" "
Ab18	" "
Ab17	" "
Ab16	" "
Ab15	" "
Ab14	" "
Ab13	" "
Ab25	ERROR COUNT (2,3) 1
Ab24	" "
Ab23	" "
Ab22	" "
Ab21	" "
Ab20	" "
Ab19	" "
Ab18	" "
Ab17	" "
Ab16	" "
Ab15	" "
Ab14	" "
Ab13	" "
Ab25	ERROR COUNT (1,3) 1
Ab24	" "
Ab23	" "
Ab22	" "
Ab21	" "
Ab20	" "
Ab19	" "
Ab18	" "
Ab17	" "
Ab16	" "
Ab15	" "
Ab14	" "
Ab13	" "
Ab25	BREAK COUNT (1,2) 1
Ab24	" "
Ab23	" "
Ab22	" "
Ab21	" "
Ab20	" "
Ab19	" "
Ab18	" "
Ab17	" "
Ab16	" "
Ab15	" "
Ab14	" "
Ab13	" "
Ab25	BREAK COUNT (2,3) 1
Ab24	" "
Ab23	" "
Ab22	" "
Ab21	" "
Ab20	" "
Ab19	" "
Ab18	" "
Ab17	" "
Ab16	" "
Ab15	" "
Ab14	" "
Ab13	" "
Ab25	BREAK COUNT (1,3) 1
Ab24	" "
Ab23	" "
Ab22	" "
Ab21	" "
Ab20	" "
Ab19	" "
Ab18	" "
Ab17	" "
Ab16	" "
Ab15	" "
Ab14	" "
Ab13	" "
Ab25	POWER SUPPLY




COMPONENT FACES





SPARE LOGIC




DRAWN BY OR CHG.	DRAWING NO. AND DATE	RESEARCH DIV.	ISSUE NO.	APPROVAL NO. & DATE	
				APPROV.	DATE
M.S. D.P.	R.C. —	INSTRUMENTATION FOR 40BITS/5S	1	9-12-76	6/27/76
M.S. D.P.	W.Y. —	DATA NETWORK MEASUREMENTS	2	5-2-77	6/22/77
M.S. D.P.	R.A.C. —	MULTIPLEX & CONTROL (1)	3	27-11-79	6/22/79
I.C.R. D.P.	CIRCUIT DIAGRAM	CRSK-1337	2		









SHEET 2

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

SHEET 2

LINE DRIVERS





Australian Telecommunications Commission — Telecom Australia

DRAFTING SECTION		RESEARCH		DEV	ISSUE	AUSTRALIAN POST OFFICE	
DRAWN	CHKD	AMENDMENT	EXAMD.	APPD.	DATE	ORDER NO.	
G.J.G.	D.P.		RAC	—	27-11-79	18742	INSTRUMENTATION FOR 48kBIT/s DATA NETWORK MEASUREMENTS ADDRESS GENERATOR CIRCUIT DIAGRAM

CRSK-1561

1


OF 2





PROM PROGRAMMING AT E3			
ADDRESS	OUTPUTS	FUNCTION	
E D C B A	Y ₈ Y ₇ Y ₆ Y ₅ Y ₄ Y ₃ Y ₂ Y ₁		
0 1 1 0 1	0 0 0 0 0 0 0 0	E 1,2	
0 1 1 1 0	0 0 0 0 0 1 0 0	E 2,3	
0 1 1 1 1	0 0 0 0 1 0 0 0	E 1,3	
1 0 0 0 0	0 0 1 0 0 0 0 0	TIME	
1 0 0 0 1	1 1 1 1 1 0 0 0	SPACE	
1 0 0 1 0	1 1 1 1 1 1 0 0	"	
1 0 0 1 1	1 1 1 1 1 1 0 0	"	
1 0 1 0 0	1 1 1 1 1 1 0 0	"	
1 0 1 0 1	1 1 1 1 1 1 0 0	"	
1 0 1 1 0	1 1 1 1 1 1 0 0	"	
1 0 1 1 1	1 1 1 1 1 1 0 0	"	
1 1 0 0 0	1 1 1 1 1 1 0 0	"	
1 1 0 1 0	1 1 1 1 1 1 0 0	"	
1 1 1 0 0	1 1 0 1 1 1 1 0	CR	
1 1 1 0 1	0 1 0 0 0 0 0 0	LF	
1 1 1 1 0	0 1 0 0 0 1 0 0	S1	
1 1 1 1 1	0 1 0 1 0 0 0 0	S2	
1 1 1 1 1	0 1 0 1 0 0 0 0	S3	

PROM PROGRAMMING AT D3			
ADDRESS	OUTPUTS	FUNCTION	
E D C B A	Y ₈ Y ₇ Y ₆ Y ₅ Y ₄ Y ₃ Y ₂ Y ₁		
0 0 1 0 1	1 1 0 1 1 0 0 0	ST1	
0 1 1 0 0	0 0 1 0 1 0 0 0	B1	
0 1 1 1 1	1 1 0 1 1 0 0 1	FT1	
1 0 0 0 0	1 1 0 1 1 1 0 0	ST2	
1 0 0 0 1	0 0 1 1 1 0 0 0	B2	
1 0 1 0 0	1 1 0 1 1 1 0 1	FT2	
1 0 1 1 1	1 1 0 1 1 1 1 0	ST3	
1 1 0 0 0	0 0 1 1 1 1 1 0	B3	
1 1 0 0 1	1 1 0 1 1 1 1 1	FT3	
1 1 1 0 0	1 1 0 1 1 1 1 1	CR	
1 1 1 1 1	1 1 0 1 1 1 1 0	LF	

DRAFTING SECTION				RESEARCH	DRY	ISSUE	AUSTRALIAN POST OFFICE
DRAWN	CHKD.	AMENDMENT	EXAMD.	APPD.	DATE	ORDER No.	
G.J.G.	D.P.		RAC	—	27-11-79	1872/1	INSTRUMENTATION FOR 48kBIT/s
							DATA NETWORK MEASUREMENTS
							ADDRESS GENERATOR
							CIRCUIT DIAGRAM
							CRSK-1561
							SHEET 2 OF 2







Australian Telecommunications Commission - Telecom Australia

